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INTRODUCTION
A class of signal processors has been developed
at the Remote Sensing Center, Texas A&M University,
suitable for the reduction of radar scatterometer data
in real-time.	 The developed systems are applied to the
reduction of single polarized 13.3 GHz scatterometer data
and provide a real-time output of radar scattering
r
coefficient as a function of incident angle.
It has been proposed that a system for pro-
cessing of C-band (4.75 GHz) radar data be constructed
to support the scatterometer system currently under
development.
	
It is the purpose of this report to establish
feasible design approaches to the development of this
processor system utilizing microprocessor technology.
Two major microprocessor systems, the Motorola
M6800 and the Intel 8080, are contrasted and considered"
for possible use in the development of a processor system.
The purchase of a microprocessor system at the chip level
is also considered.
	 Recommendations are made as to the
most suitable approach in the development of the processor
system. xi
R
-	 -	 -
This report is developed into sections considering
System Architecture, Trade-Off Considerations, and Recommenda-
tions.
SYSTEM ARCHITECTURE
The overall processor system architecture is
dictated by the functions it is required to perform.	 The
basic functions are: }
3
1) Sign-sense,
Z) Sample power spectra,
3) Obtain aircraft flight parameters,
4) Calculate scattering coefficient,
5) Align coefficients for a single cell, and
6) Output data to recorders.
It was determined from past development that these pro-
cessing functions can be best accomplished by a hybrid
analog/digital processing system. 	 It has also been
shown that these functions can be accomplished in real-
time under certain processing constraints on cell size and
sample frequency.
A system function block diagram for the processor'
is shown in Figure 1.	 This system includes analog signal
conditioning and sign -sensing, analog spectral sampling and
analog-to-digital conversion for use by the digital micro-
processor section.
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The digital section consists of a microprocessor,
memory and I/O ports. Also included in the system are PCM
decoders for input of ADAS aircraft data andPCM encoders
for output of processed data to recorders. The fundamental
differences considered for the C-band processor are:
1) The type of microprocessor chip,
Z) Parallel filtering of spectral data, j
3) Dual polarization,
4) Fixed incident angles, and
5) Commercially constructed microprocessor
mainframes.
Each subsystem is considered in the following sections.
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ANALOG SYSTEM
The Analog subsystem of the processor accomplishes
the sign-sense and the Doppler filter functions. Two approaches 	
r
to implementation of the Doppler filtering in this subsystem
are considered.
The first approach is sequential filtering. The
Doppler spectrum of the sign-sensed data is sampled by a
process which mixes the signal with a voltage controlled
oscillator sinusoidal signal. The frequency of this oscillator
is selected by the digital processing subsystem so that the
desired Doppler information is within a low-pass filter.
The filter output is RMS converted, integrated, and analog-
to-digital converted for input to the microprocessor system.
Multiple Doppler slices are acquired sequentially in a
determined pattern to 'obtain the necessary angle related
data. Signals from each of the required angles are measured
under the direct control of the system software. Changes in
frequencies to select proper angles are readily computed,
and changes in the angle selection are software controlled..
The two principal parameters in this process are the filter
bandpass and the signal integration time
Doppler filtering can also he accomplished using
a parallel filter configuration. Sign-sensed data are fil-
tered by a multiple filter bank where each filter is set
Ir	
-
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to extract the data from a single scatterometer incident
angle. Each signal is RMS converted and integrated. The
integrated signals are multiplexed to an analog-to-digital
converter which converts the data and provides the results
to the digital processor. The principal parameters in this
situation are also bandwidth and integration time.
1
A disadvantage of the parallel filter scheme is that
the filter frequencies are fixed, consequently only angles
related to these frequencies can be processed. The dupli-
cation of filter hardware causes an increase in the construc-
tion cost of the 'parallel filter system over a sequential
system, however the implementation is straightforward and
maintenance is less complicated.
`
	
	
A relationship which is pertinent to this dis-
cussion is the change in incident angle (0) for a fixed fil-
1.
ter frequency as a function of the change in aircraft veloc-
ity (V). This relationship is
AO tanO (V )
Normal aircraft velocities experiences during data acquisi-
tion vary within ± 1.5 knots or about 3o	 This converts
to a ± 1.5 degrees at a 45 degree incident angle. This is
not appreciable formost data gathering situations. Thus,
angle variations as a result of different aircraft veloci-.
ties for different flight lines are small and can be tolera-
6	
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r	 ted for the parallel filter configuration.
The number of independent samples of data acquired
from a single ground cell is important since the confidence
in the estimate of the measurement is related to this number.
The normalized standard deviation of the estimated mean
Wn) is
T = 1 _ 1
T)
	
N	 -A—jT
The number of independent samples N is equal to the Band-
width--integration time product (AfT).
Another significant relationship is the length
of the ground cell as limited by the Doppler contours
corresponding to the bandwidth of the Doppler filter.
This relationship is
h	 AX =	 hXAf
vcos 0
where
	
h = altitude
v = 'velocity
X = wavelength
Table 1 shows the relationship between
the independent samples, data variation for worst case
standard deviation changes, and ground cell lengths
The table is constructed for an angle of 45 degrees,
the filter Q is 100, and integration.times are 0.1 seconds
for the sequential samples, and 1.0 seconds for parallel
samples.`
Sequential
Parallel
r
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DIGITAL SYSTEM
Many microprocessors have some of the desirable
features which make them attractive for the intended appli-
cation, but none of them has a complete and consistent set.
To be able to evaluate the relative merits of each processor,
the advantages provided by each must be examined in detail.
<i
p
	 Architecture
Designing a computer architecture can be defined
as "determining the needs of the user of the structure
and then designing to meet those needs as effectively
as possible within economic and technological constraints." [1]
Every manufacturer therefore bases the design of his processor
on an independently determined set of user needs, and thus
produces a processor with a unique if similar implementation.
In the case of the Motorola M6800 and Intel 8080,
t
the similarities are these:
40 pin dual-in-line package
I	 NMOS technology
16-bit 3 state address lines
1	
8 -bit 3 state data lines
I	 stack addressing
L
interrupt
Both the 8080 and the 6800 make a stack available
to the user. A stack is an area of memory used as a last-in,
first-out store. On' the'8080 the user may insert on or
9
remove from the stack any of four 16-bit register pair
combinations, while on the 6800 the user may select
either 3-bit accumulator, or in the case of interrupts,
the condition code, both accumulators, the index register,
and the program counter. 	 The 8080 and the 6800 also use r-
the stack for containing the return address when a sub-
routine is called to provide almost unlimited subroutine
nesting.
The 6800 accepts two independent interrupt in-'
3
puts which cause program execution to be suspended, the1
current status of the processor to be saved on the stack,
'	 and execution to proceed form a specially designated interrupt
service routine location. 	 The 8080 has a single interrupt in- a
put.	 The recognition of an interrupt by the 8080 causes t
program execution to be suspended and execution to continue
with the instruction supplied by the interrupting device.
The M6800 and the 8080 A have the following differences:
M6800	 8080A
Instructions	 72	 78
8-bit registers	 2	 7
8-bit accumulators	 2	 1
16-bit registers	 2	 5
v	 Index registers	 1	 0
Address modes	 8	 7
:I
I/O addresses	 all addresses	 256
10 3
I
1
__	
a
M6800	 8080A
Flag bits	 6	 5
I/O structure	 memory mapped	 isolated or
memory mapped
These statistics are given with the understanding that
	
[t
tables such as this do not completely characterize the
differences in the processors because of the simplifications
which are made
Better characterization comes from careful exami-
nation of the attributes of each processor. Some of the
attributes are;
(1) _L/0 structure
(Z) _memory structure
(3) power requirements
(4) operating modes
I/O Structure
The 8080 has two modes for input and output (1/0):
isolated and memory mapped 1/0. Isolated I/O uses the IN
and OUT instructions in conjunction with ,control information
and the decoded peripheral address to transmit to or
receive data from an external device. - This type of -I/0
{ architecture separates the memory address space from the
I/O address space and uses a conceptually simple'transfer
y to or from the'accumulator. Also, because o^ the isolation
t
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of program memory and I/0, the full 65K address space is
unaffected by I/O addressing.
	 Memory mapped I/O assigns
an area of memory space as I/O space.
	 This allows the
manipulation of I/O using the same instructions that are r
used to manipulate memory. 	 Instead of the accumulator as the
only transfer medium, any of the internal registers may be
t
used for I/0.	 It is conceptually more difficult to under-
stand than isolated I/O and limits address space, but it
can mean a significant increase in overall speed and a
reduction in the required program memory area.- The 6800
uses memory mapped i/0 for communication with peripheral devices.
Memory Structure
3
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The 6800 addresses memory using the 16-bit address bus
and two controlsignals which are interpreted to determine
a valid read or write. 	 Some applications require additional
time for addressing.	 In these cases, the processor may
be directed to extend the period during which the address r
is stable on the address bus for up to 4.5 microseconds.
The 8080 addresses memory in the same way, using the 16-bit
address bus and two control signals.
	 Operations which
require additional address time may inject as many, WAIT- ,r	 '
states as necessary, where a WAIT state is normally 0.5
microseconds long.
12 i
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Power Requirements
i
The 8080A requires +5, -5, and +12 volt power
supplies.	 The clocks on the 8080_ are not TTL-compatible,'
and must be 8.1 volts in magnitude_, assymetrical, and
non-overlapping.
	 The 6800 requires a single +5 volt power
supply and two phases of TTL compatible clocks which
must likewise be assymetrical'; and 'non-overlapping. 	 The 6800
r
and the 8080 read/write memory device requires a single +5
K	
supply.	 The 6800 and the 8080 serial interface and parallel
interface devices both require +5 supplies.
Operating Modes y,
Both the 6800 and the 8080 are chacterized by
their operating modes.	 For convenience, these may be - -
grouped into three categories: x
r _	 (1)	 reset and initialization
(2) execution
(3)	 interrupt;
Item (3) has been discussed above; the remainder of this
section will investigate items (1) and (2).
Reset and Initialization
Reset on the 8080 causes the contents of the
program counter to be set to zero; thus, at the end of A
reset, _program execution begins at location zero.
	 On -
13
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the 6800, reset causes the byte at address FFFE (in
hexadecimal) to be loaded into the most significant
byte of the program counter and the byte at location
FFFE to be loaded into the least significant byte of
the program counter. Thus, at the end of reset, program
execution begins at the location contained in the
16-bit number beginning at FFFE. It can be seen that
while the RESET function on the 8080 and the 6800 is
implemented differently, they may be functionally
equivalent.
Execution
Both the 6800 and the 8080 execute a program by
repetitively fetching instructions from memory, then
controlling the internal and external circuits in accordance
with the information coded into the respective instructions.
Instructions may consist of one, two, or three bytes of
information, and are fetched from the memory addressed by
the current contents of the program counter (PC).
3.The first byte contains sufficient information to define 	 -;
how many additional bytes are required as well as which
operation is to be performed. The 6800 has a 1 MHz
i
r clock rate yielding an effective data transfer rate of }
1 Mbit/sec., while the 8080 has a 2 MHz clock with an
effective data transfer rate of 840 kbit/sec.,[2].
14
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SOFTWARE
Differences in the characteristics of the 6800
and 8080 software which affect the performance of the
required processing are	 I
(1) variation of coding and execution
efficiencies for typical operations
(2) lack of conditional absolute branch
instructions and conditional sub •-
R	
routine call and return instructions
on the 6800
(3) variation in subroutine linkage con-
ventions
(4) variation in typical subroutine design
Variation of Efficiency
C 	 ^
A typical arithmetic operation used in the flight
program is a_16-bit addition. The implementation for the
8080 and the 6800 is given below:
8080:
bytes	 time (us)	 instruction
3	 $	 LHLD OPI	 1
1	 2	 XCHG
3	 8	 LHLD OP2
1	 5	 DAD	 D
R	 3	 8	 SHLD RES
11 bytes	 31 us
15
f
3	
,
r;
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60DO:
bytes.	 time	 (ps)	 instruction
18 bytes	 26 ps
These codings assume that the operands are in memory
and that the results are stored in memory. 	 The 8080
is assumed to have a characteristic 2MHz clock rate and
the 6800 a characteristic lMHz clock rate.	 The memory
efficiency of the 8080 is 39% greater than 6800, while
the execution efficiency at the 6800 is 16% greater than
the 8080.	 The memory efficiency of the 8080 is due to
its 16-bit load and store instructions, and the execution
efficiency of the 6800 is due to its capability to add to
an accumulator from memory.
If the assumption is made that one operand is
already in register pair D,in the 8080 or in-the accumulators
:	 . -^^-	 (which	 typically	 '	 programs'^^	 ^0	 ^^	 i	 be	 ^]	 the	 ab ove
^.
Iti
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3	 8	 LHLD OP2
1	 5	 DAD D
r
3	 8	 SHLD ,RES
7 bytes	 21 us
6800.
bytes	 time	 instruction
3	 4	 ADAA Op?+ 1
3	 5	 STAA RES+1
3	 4	 ACDB OP2
3	 5	 STAB RES
12 bytes	 18 us
In this case,the coding efficiency of the 8080 is 420
greater than that of the 6800, while the execution
efficiency of the 6800 is 14% greater than the 8080.
Conditional Control Transfer
The 8080 provides 8 conditional jump instruc-
tions. These execute in5 us and require 3 bytes of
memory for the instruction and a_,16-bit branch address.
The 6800 provides 14 conditional jump instructions,
each of which use the relative addressing mode and
require 2 bytes and execute in 2 us. However, if a condi-
tional branch is required to an address outside of program
w counter relative range, the operation must be recoiled as
17
a relative branch and an absolute jump, requiring 5 bytes
and 11 us. Studies have shown that 80% of all conditional
branch addresses lie within relative addressing range [1],
so the net difference due to conditional jumps in overall
execution time between the 8080 and the 6800 is insignifi-
cant
The 8080 also has conditional subroutine call }
and return instructions.	 The 6800 does not.	 Again,
these must be coded as a relative branch and a call or k
return, requiring-5 bytes and 11 'us for a call and 3 bytes
and 7 us for return.	 The 8080 performs an equivalent r
operation in 3 bytes and 8.5 ps for a call and 1 byte and
5.5 us for a return.
Subroutine Linkage
K
When a subroutine is called on the 8080, the h
arguments are passed in the registers.	 The 6800 has too
few registers t6 use this convention, and an alternate
r,{
method must be used.	 One method is to use an area of
memory to contain arguments and results.	 The relative
efficiencies of the two methods are compared below:
8080:
bytes	 time (u s )	 instruction
- 3	 8	 LHA	 OPl
- Y
1	 2	 XCHG 3
18
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3	 8	 LHLD OP2
1	 2.5	 MOV	 B,H
.1	 2.5	 MOV
	
C,L
9 bytes	 23 us
'	 6800:
bytes	 time (us)	 instruction
.!	 3	 5	 LDX OP1
3	 6	 STX SAVE1
3	 5	 LDX OP2
3	 6	 STX SAVE2
12 bytes	 22 us
The memory efficiency of the 8080 is 75% greater than
that of the 6800 while the execution efficiency of
7y
the 6800 is 4% greater than the 8080.
Subroutine Design
In the 8080 mathematics subroutines, the H
register pair is used as an index into the tables, making
computation of the effective table address a single DAD.
The 6800 does not allow a 16-bit add, so for an equiva-
lent operation the look-up procedure must be recorded.,
Representative codings for the 8080 and the 6800 are
given below:
8080:
bytes	 time
3	 5	 LXI
	
H,TAB
2	 3.5	 MVI	 B4O
r
19
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r	 __	 e
41 2 ADD
M
A
3 5 JNC NC
1 2.5 INR B
1 2.5 NC MOV C,A	 i
1 5 DAD B
`	 1 3.5 MOV E, M
1 2.5 INX H
1 3.5 MOV D,M
15 bytes 35 us
6800:
bytes tim
3 4 LDAB TAB+1
1 2 ABA
3 4 LDAB TAB
2 4 BCC NC
1 2 INCB
3 5.NC STAA SAVES
r
3 5 STAB SAVE3+1
3 5 LDX SAVES
2 _	 5 LDAA 0,X	 ;-
2 5; LDAB 1,X
3 5 STAA SAVES,
3 5	 - STAB SAVE3+1
29 bytes 51 us
20
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8-Bit Arithmetic and Logic Functions
The 8080 and the 6800 have equivalent 8-bit
arithmetic and logic functions. In addition, the 6800
allows arithmetic shifts which the 8080 does not. The
6800 also has an overflow flag bit to detect two's
complement overflow.
Both the 6800 and the 8080 require one byte
and 2 Vs for the execution of a register-to-register
operation.
The 8080 register-to-memory operations take
one byte (two using immediate addressing) and execute
in 3.5 us.	 The 6800 register-to-memory operations take
i
three bytes- (two using immediate addressing) and execute
w
in 2 to 4 us.
The 6800 rotate instructions are 9-bit (including
'	 carry) and may operate on either accumulator or on memory.
The 8080 has 8- and 9-bit rotates for the accumulator only. a
The 6800 allows arithmetic shifts for the
accumulators and memory. 	 In a right shift, the MSB (sign)
z^
f,
big is propagated.	 In a left shift, zero is propagaged
into the LSB.
Execution time of both 6800 and 8080 register
shifts and rotates is 2 us, 	 A 6800 memory shift or ro-
tate requires 6 to 7 us. -
I
21
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rMemory Size and Usage
The 8080, with its separate I/O systems allows
the full 64K memory addressing range to be used or program
F	 storage. The 6800, with its memory mapped architecture,
must split its range between I/O and program storage. The
_ 6800 tends to use more memory for programs, and more memory
ij! accessing takes place d due to the lack of program registers.
:a
The 8080's multi-register architecture allows
more usage of register-to-register instructions. 	 More
memory may be devoted to EPROM because of this occurrence.
m, Since the 6800 must use more register-to-memory instruc-
tions, more memory must be devoted to RAM,
A tabulation of the instructions used in the 8080
implementation of the program reveals that the instruction
CALL was used 330 times.	 If only 50% of these involveM, y
argument setup as described above, then the 6800 requires
2`60 more bytes than the 8080.	 Also, the 8080 uses 148 re-
l
turn instructions of various types. 	 If half of these involve
subroutines with arguments, then the 6800 requires 1036 more
Y bytes than the 8080,. making the additional memory required
about 1300 bytes over the 8080. 	 Coupled with this fact
is a time cost overhead of 16 additional microseconds with
every subroutine call.	 If all of the subroutines with
I arguments were called only once, then the 6800 would re-
22
quire an additional 1.2 milliseconds of time simply to
invoke the subroutines. In reality, subroutines are called
many more times than they are coded in the program, making
the actual time cost of the 6800 much higher than the 8080.
Speed
The 6800, although it uses a slower cycle time,
has an execution speed that is approximately the same as
the 8080. The 8080 uses more machine cycles for its oper-
ations, in spite of its register-to-register capabilities.
x
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ADDRESSING MODES
Extended Addressing
The Extended Addressing mode permits the MPU
to refer to any memory location within the 65,536 bytes
which the MPU can directly access. Instructions using
the extended addressing mode consists of three bytes,
the first of which is the instruction operation code.
The second byte contains the most significant eight bits
of the operand address and the third contains the least
significant eight bits ofthe operand address.
The operation code for instructions with the
extended addressing mode has the form, rrllxxxx, where
'
	
	 rr	 00. In other words, the hexadecimal representation 	 9
of the operation code has the first digit of 7,-B, or F.
The following instructions may be used with the extended
addressing mode
ADC,ADD,AND,ASL,ASR,BIT,CLR,CMP,COM,
CPX, DEC,FOR,INC,JMP,JSR,LDA,LDS,LDX,LSR,
NEG,ORA,ROL,ROR,SBC,STA,STS,STX,SUB,TST
Direct Addressing
The Direct addressing mode permits the MPU to
access any memory location withinthe first 256 _bytes,
which is also known as "PageO." Instructions using the
Direct addressing mode consist of two bytes, the second
I
24
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byte of which is the location cn page 0, or the least
significant eight bits of the operand address; the most
significant eight bits of the operand address is impli-
citly zero.
The operation code for the instructions which use
rs
the direct addressing mode has the form, lrOlxxxx, where r
designates the second operand (A or B,s or X). 	 The hexa-
decimal representation of the operation code has the first
I. digit of 9 or D.
s The following 	 Yinstructions may be used with the
direct addressing mode:
{ ADC,ADD,AND,BIT,CMP,CPX,EOR,LDA,LDS,
LDX,ORA,SBC,STA,STS,STX,SUB
y
Indexed Addressing
The Indexed addressing mode permits the`MPU
3
to access a memory location relative to the contents of
a 16-bit index register. 	 This is actually a "base dis-
s:
placement" form of addressing, in that a one byte offset
is added to the value in the index register to form the
A : true memory address.	 The index register is not altered
by this addressing mode.	 Instructions using the indexed
i
addressing mode consist of two bytes, the 'second of which
defines an offset or displacement of between zero and 255,
inclusive.
z
-= 25(
L^ ^
The operation code for instruction using the
indexed addressing mods has the form, rrl0xxxx, rr = 00.
L
The hexadecimal representation of the operation code has
the first digit of 6, A, or E. The following instructions
may be used with indexed addressing mode:
ADC,ADD,AND,ASL,ASR,BIT,CLR,CMP,COM,
CPX,DEC,EOR,INC,JMP,JSR,LDA,LDS,LDXLSR,
NET MA ROL ROR SRC STA STS STY SUB TST
When the indexed addressing mode is used with
instructions which operate on the index register (LDX,STX,
CPX), the address is formed from the initial contents of }
the index register, and is not affected by any changes
to the index register during the course of the instruction
execution.
Relative Addressing
The Relative Addressing mode permits the MPU to
access`a memory location relative to the current contents
of the Program Counter.- This addressing mode is used for
i	 the branch instructions only, and is the only addressing
mode used for the branch instructions, all of which are
two bytes in length.	 The effective address, which becomes
the location of the next instruction (by being loaded
into the program counter), consists of the algebraic sum
of the contents of the program counter {containing
26
rthe address of the instruction following the branch) and
F the second byte of the instruction, treated as a signed,•
two's complement number in the range +127,	 -.128.	 Thus the
MPU can branch forward to an instruction 129 locations
from the beginning of the branch instruction, backward
to an instruction 126 locations from the beginning of
the branch instruction, or anywhere in between, for a
total range of 256 locations.
The operand code for the branch instructions is
either of the form, OOOlOxxxx, or of the form, 10001101.
That is, either hexadecimal 8D or a first digit in hexa-
decimal of 2.	 The following instructions use the relative
addressing mode:
BCC,BCS,BEQ,BGE,BGT,BHI,BLE,BLE,BLT
BMI,BNE,BPL,BRA,BSR,BVC,BVS
Immediate Addressing
The Immediate Addressing mode permits the oper-
and of an instruction to be included with the instruction
:-
itself.	 Most of these relate to eight-bit registers,
and require one-byte operands, making the immediate-addressed
.`
instruction two bytes long.	 Three instructions, however, re-
x:
late to one of the two 16-bit registers (Index register ortt.
Stack pointer), so that two-byte operands are required; these
r;
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are LDS, LDS, and CPX, and require three bytes in the
immediate addressing mode.	 The first byte in either case
is the operation code; the remaining one or two bytes
are the operand data. 	 If there are two bytes of operand, f
the first of the two is the most significant eight bits, 3`
{	 and the second is the least significant eight bits.
The operand code for the instructions using the
immediate addressing mode has the form, lr00xxxx, where r
selects the second operand (destination of the data). 	 The
y
following instructions may be used with the immediate
addressing mode:
ADC,ADD,AND,BIT,CMP,CPX,EOR,LDA,LDS,
t°
LDX,ORA,SBC,SUB
Inherent Addressing
All of the instructions which are not specifi-
cally defined to have a memory addressing mode defined
above are considered to have the Inherent Addressing mode,
and consist of one byte only, with the addressing mode
inherent in the operation code byte. 	 These may be subdi-
vided into the following' categories: 	 No Operand, Stack
Addressing, and Register Addressing, which may itself be
subdivided into Accumulator Reference, and Other Register
Reference.	 There is no consistent pattern for-the-opera-
tion codes of the instructions which use the inherent
28
addressing mode, except that they all have the first
Ithexadecimal digit of 0,1,3,4, or 5.
k
Comparisons
1.	 The 8080 and 6800 Immediate modes are equivalent.
2.	 The 8080 Direct and 6800 Extended modes are equivalent.
3.	 The 8080 Register Indirect is similar to the 6800 xij
Indexed mode in that an "index register" is used, but
no relative offset is available.	 The 8080 has 3
register pairs to be used (BC,DE,HL), while the
6800 has one Index Register.
4.	 The 8080 has no "page zero" addressing.
S.	 The 8080 has no relative addressing for either
operand fetch or branching.	 The relative addressing
feature is useful for relocation of code segments.
The size of a program also decreased.
t
_
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UTILIZATION OF COMMERCIALLY AVAILABLE MAINFRAMES
Both processing families have been found to con-
tain four levels of system complexity.
Chip level systems and the support IC's supplied
with them were the first level introduced for market pene-
tration. Generally unusable at this level, the chip kits
require extensive additional interface support to bring
them up to a operational plane.
Level two is now defined as the card level micro-
processor. The card always contains a small amount of scratch
pad with positions supplied for E-PROM or ROM. 	 RS-232-C
and/or teletype interface is supplied for entry.
The card level system is usually supplied with a
small package of operating software which aids the user in
program construction and debug. 	 Physical interface is made
through card edge connectors and/or flat cable which facili-
tates access to address and data buss along with the existing
interrupt and control flags.	 Utilization of the card is
accomplished through interface with keyboard or CRT, after
having supplied chassis, card-cage, power supplies, inter-
face cables and the support software. 	 Based on the system`
procured, additional card level components are available
as options.
The next step up, or level three, can be defined J`
as the basic operational processor.
30
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The fundamental processor card is supported by
all the required physical interface. Chassis, card cage,
power, cables and a small amount of memory are supplied
with any number of add-ons or options available. With
the addition of an entry device, it is at this level that
the systems become attractive for immediate use.
Level four steps into the micro/mini system stage.
Large software packages are available along with finished 	 R
v
mainframes and operator panels. Some of the systems at this
level included CRT terminals, keyboards or at least an opera-
tor switch register for conversation with the CPU.
Price ranges for these various levels may be
defined by:
1.	 Chip level system	 $100-200
2.	 Card level system	 ti $500-1000
=a
3.	 First level mainframe	 ti $2500-4000
4.	 Second level mainframe
ru(mini)	 $4000-10000
In this particular application, level three, or
the first level mainframe, is thought to be the most ap-
plicable.
	
Investigation has shown that both families con-
i'	 tain the ,required hardware, software, and expansion capa-
bilities to facilitate the additional NASA ,special purpose`
components.	 Price,_ manufacturing, reliability, maintain-
ability and the other tradeoffs required, all appear to be
equitable at this level.
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THE TRADEOFF WITH AND WITHOUT UTILIZING A FIRST LEVEL MAINFRAME
The primary areas of savings when employing a main-
frame system are in time and commonality.
	 Assuming that a
first level mainframe is procured,, savings are predicted in
the areas of:
" 1. Mainframe, design and fabrication
2. Motherboard design and fabrication
3. Interconnect design and fabrication
4. CPU design and fabrication
S. Memory design and fabrication
b. Power source design and fabrication
7. Interface design and fabrication
8. System integration
9. Lead time
10. -Component commonality with existing systems'
The parts procured at this level are generally pro-
duced"to a "best commercial practices" specification.
	
Flexi-
bility of design, reliability, and quality all are approximately
equal-family-to- family and although not military-grade, possess j
the potential for being upgraded to engineering model flight
worthiness. Costs involved in the tradeoff when considering
board level components as listed above, are usually lessy
for the procured subassemblies because of fabrication and
j	 checkout time for inhouse boards run two or three to one.
_ 32
Investigation has indicated that the "make or
buy" breakpoint for cost exists above the first level main-	
f
frame. Siginificant`savings are experienced in the areas
of common mechanical and electronic fabrication, lead-time,
debug, commonality, and interface, while the system does not
require the general purpose features of the second level, or
micro/mini system. 	
4
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CONCLUSIONS
The following conclusions are made from this study:
1. Intel 8080 and Motorola M6800 microprocessors
are for all practical purposes equivalent in their present
hardware configuration, speed, and reliability.
2.. The 8080 series has an architecture which lends
7
itself to further development and projections point to
more sophisticated 16-bit microprocessors which are com-
patable to the 8080 architecture.
3. The M6800 architecture limits the further develop-
ment of this series of microprocessor and probably is the last
major development in the series.
4. Development software support for the Intel 8080
significantly exceeds that of any other available micro-
processor and vendor support in this area is excellent.
S. Commercially available microprocessor systems
are adequate.for the developmentof processor systems. Special
purpose subsystems can be added, in a straightforward fashion
using vendor built mechanical hardware.
6. Parallel analog filtering represents a straight-
forward approach to Doppler filtering of scatterometer signals.
E	 However, it is more expensive to construct and has no angle`
selection flexibility. This method exhibits a greater noise
-	
immunity than a sequential filter approach with a consequent
decrease in ground cell resolution.
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tRECOMMENDATIONS
As a result of this study, recommendations based
i
on the stated conclusions are:
1) An Intel 8080 series microprocessor be used to
implement the C-band processor system,
2) A first level Intel mainframe be purchased for
N	 the implementation, and that additional functions required
for processing be added to the mainframe,
3) A second-mainframe chassis be purchased to house
the analog portion of the processor, and
4) That a parallel approach to Doppler filtering
j be used rather than the sequential approach.
a
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39 SOFTWARE TRADE-OFF
UTILIZING SUBSETS OF EXISTING FLIGHT PROGRAM
TABLE LOOKUP
IN THE 8080 MATHEMATICS SUBROUTINES, THE H REGISTER PAIR IS USED AS AN INDEX INTO
THE TABLES, MAKING COMPUTATION OF-THE EFFECTIVE TABLE ADDRESS A SINGLE DAD, THE 6800
ti
DOES NOT ALLOW A 16-BIT ADD, SO FOR AN EQUIVALENT OPERATION THE ,LOOK-UP PROCEDURE MUST
BE'RECODED.
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CONCLUSIONS
l
I;
INTEL SOHO AND MOTOROLA M6800 SERIES MICROPROCESSORS EQUIVALENT
FOR PRESENT TASK$
Q 8080 SERIES LEADS INTO FURTHER MICROPROCESSOR DEVELOPMENT, 	 6800
a SERIES	 IS LIMITED WITH RESPECT TO FURTHER DEVELOPMENT.
I ,
Q 8030 DEVELOPMENT SOFTWARE AND VENDOR SUPPORT EXCELLS SIGNIFICANTLY.
} ® AVAILABLE MICROPROCESSOR MAINFRAMES ARE ACCEPTABLE AND CAN BE
READILY MODIFIED.
PARALLEL DOPPLER FILTERING IS STRAIGHT FORWARD, LESS FLEXIBLE,
MORE EXPENSIVE TO COMSTRUCT AND EASIER TO MAINTAIN THAN SEQUENTED
a
FILTERING,
I
I
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fRECOMMENDATIONS
© AN INTEL 8080 SERIES MICROPROCESSOR BE USED TO
IMPLEMENT THE C —BAND PROCESSOR SYSTEM,
® A FIRST LEVEL INTEL MAINFRAME BE PURCHASED
•
FOR THE IMPLEMENTATION, AND THAT ADDITIONAL
FUNCTIONS REQUIRED FOR PROCESSING BE ADDED
TO THE MAINFRAME,
SECOND MAINFRAME CHASSIS BE PURCHASED TO
HOUSE THE ANALOG PORTION OF THE PROCESSOR,
AND
}
THAT A PARALLEL APPROACH TO DOPPLER FILTERING
BE USED RATHER THAN THE SEQUENTIAL APPROACH.
l
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